SecureUSB™ Core IP
The SecureUSB™ Host Core IP implements a complete USB restriction function. The IP Core is designed for an easy utilization in an ASIC or FPGA implementations. The fully synchronous design enables straight-forward integration in a variety of geometries.
Features
[table id=1 /]
Applications
[table id=4 /]
Product Applications
[table id=2 /]
Click here to download the SecureUSB™ Host Core IP product brief. For more information please contact: sales@unatech.com